



DECOUPLING CAP WITH NFET GATE

PRIOR ART
FIG. 1



PRIOR ART
FIG. 2

PRIOR ART
FIG. 3



DECOUPLING CAP WITH
INTEGRATED RESISTOR





FIG. 5



PRIOR ART
FIG. 4




FIG. 6



FIG. 7




FIG. 8




FIG. 9




FIG. 11




FIG. 12







FIG. 10






FIG. 16




FIG. 17